Performance Evaluation: Of A Hardware Transactional Memory System - Softcover
The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems.
"synopsis" may belong to another edition of this title.
About the Author:
Prabhat Jain received the MS degree in Computer Science from University of Illinois at Urbana-Champaign in 2012. He also holds a bachelor's degree in Computer Science and Engineering from the Indian Institute of Technology Madras. His interests broadly lie in Systems research and development with particular interest in Computer Architecture.
"About this title" may belong to another edition of this title.
- PublisherLAP LAMBERT Academic Publishing
- Publication date2012
- ISBN 10 3847376241
- ISBN 13 9783847376248
- BindingPaperback
- Number of pages68
Buy New
Learn more about this copy
US$ 50.69
Shipping:
US$ 3.99
Within U.S.A.
Top Search Results from the AbeBooks Marketplace
Stock Image
Performance Evaluation: Of A Hardware Transactional Memory System
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. Seller Inventory # ABLIING23Apr0316110139768
Buy New
US$ 50.69
Convert currency
Stock Image
Performance Evaluation
Published by
LAP Lambert Academic Publishing
(2012)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Seller Inventory # ria9783847376248_lsuk
Buy New
US$ 55.65
Convert currency
Stock Image
Performance Evaluation
Published by
LAP Lambert Academic Publishing 2012-02
(2012)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
PF
Quantity: 10
Seller:
Rating
Book Description PF. Condition: New. Seller Inventory # 6666-IUK-9783847376248
Buy New
US$ 52.37
Convert currency
Stock Image
Performance Evaluation Of A Hardware Transactional Memory System
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
PAP
Quantity: > 20
Seller:
Rating
Book Description PAP. Condition: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # L0-9783847376248
Buy New
US$ 77.44
Convert currency
Seller Image
Performance Evaluation
Published by
LAP Lambert Academic Publishing Apr 2016
(2016)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
Taschenbuch
Quantity: 2
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems. 68 pp. Englisch. Seller Inventory # 9783847376248
Buy New
US$ 54.36
Convert currency
Stock Image
Performance Evaluation Of A Hardware Transactional Memory System
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
PAP
Quantity: > 20
Seller:
Rating
Book Description PAP. Condition: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Seller Inventory # L0-9783847376248
Buy New
US$ 58.55
Convert currency
Seller Image
Performance Evaluation : Of A Hardware Transactional Memory System
Published by
LAP Lambert Academic Publishing
(2012)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
Taschenbuch
Quantity: 1
Seller:
Rating
Book Description Taschenbuch. Condition: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems. Seller Inventory # 9783847376248
Buy New
US$ 54.36
Convert currency
Seller Image
Performance Evaluation
Published by
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3847376241
ISBN 13: 9783847376248
New
Softcover
Quantity: > 20
Seller:
Rating
Book Description Condition: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Jain PrabhatPrabhat Jain received the MS degree in Computer Science from University of Illinois at Urbana-Champaign in 2012. He also holds a bachelor s degree in Computer Science and Engineering from the Indian Institute of Technolog. Seller Inventory # 5514211
Buy New
US$ 45.54
Convert currency